Quantcast MICROCONTROLLER (7A2). Continued

Order this information in Print

Order this information on CD-ROM

Download in PDF Format

     

Click here to make tpub.com your Home Page

Page Title: MICROCONTROLLER (7A2). Continued
Back | Up | Next

Click here for a printable version

Google


Web
www.tpub.com

Home


   
Information Categories
.... Administration
Advancement
Aerographer
Automotive
Aviation
Combat
Construction
Diving
Draftsman
Engineering
Electronics
Food and Cooking
Math
Medical
Music
Nuclear Fundamentals
Photography
Religion
USMC
   
Products
  Educational CD-ROM's
Printed Manuals
Downloadable Books
   

 

Share on Google+Share on FacebookShare on LinkedInShare on TwitterShare on DiggShare on Stumble Upon
Back
CONTROL-MONITOR CHASSIS (7A1)
Up
TM-11-5820-890-30-5 Ground Non-Icom Radio Sets Consisting of: Receiver-Transmitter Radio RT-1439/VRC (NSN 5896-01-195-0827) Manual
Next
Figure  6-3.  Decoder/Timer  Functional  Block  Diagram


TM 11-5820-890-30-5 6-3. MICROCONTROLLER (7A2). Continued The  inputs  required  by  the  microcontroller  are  as  follows: SIGNAL PIN DESCRIPTION CM  DATA RCV  DATA 2880  DET-N 640  Hz 320  kHz 1.92 MHz CLR-N DMA-OUT-N OUT 3 STROBE K L M N C e d f I Data  received  from  other  control-monitor.  Serial  data  format,  6740  Hz. From  analog  module. Data  received  from  RT.  Serial  data  format,  640-Hz.  From  analog  module. Control  line  from  analog  module.  Goes  to  logic  0  when  data  is  received from RT. Digital   clock   signal   from   decoder/timer. Digital   clock   signal   from   decoder/timer. Digital   clock   signal   from   decoder/timer. Normally  logic  1.  Goes  to  logic  0  for  1  second  at  turn-on.  From decoder/timer. 1.5  µs  logic  0  pulse  every  1.56  ms  from  decoder/timer. 1.5  µs  logic  1  pulse  from  decoder/timer. The  outputs  provided  by  the  microcontroller  are  as  follows: SIGNAL PIN DESCRIPTION DATA DISPLAY A 320-kHz  digital  data  stream.  Directs  displays. DISPLAY CLK B 320-kHz  clock.  Provides  display  data  timing. PROCESSOR  Q          c Goes  to  logic  1  when  FSK  data  is  to  be  transmitted. MEM   REQ   DATA-N   Z Logic  0  pulse  train  for  3.4  µs  when  active. TIMING   PULSE   A   g Timing  pulse  train,  logic  1  for  0.5  µs. and B J N0,    N1,    and    N2    O Logic  1  for  1.5  µs. P Q STATE     CODE     0     a Logic  1  or  0  for  8.3  µs. STATE     CODE     1     b Logic  1  for  8.3  µs  every  1.56  ms. Information   is   passed   between   the   microcontroller   and   the   decoder/timer   on   the   data   bus.   This   is   the microprocessor DATA BUS B0 through DATA BUS 67 lines (microcontroller pins R, S, T, U, V, W, X, and Y). Data transfers  both  ways  on  the  bus. Data from the RT is input on the RCV DATA line. Data to be sent to the RT is sent to the decoder/timer on the data bus. Data from the other control-monitor is input on the CM DATA line. Data to be sent to the other control-monitor is sent on the PROCESSOR Q line. 6-4


Privacy Statement - Press Release - Copyright Information. - Contact Us - Support Integrated Publishing

Integrated Publishing, Inc. - A (SDVOSB) Service Disabled Veteran Owned Small Business